



Rec'd PCT/PTA 05 OCT 2004  
Europäisches  
Patentamt

European  
Patent Office

PCT/IB 43 / 01 02 8  
10/5102579.03.03  
Office européen  
des brevets

REC'D 25 MAR 2003

WIPO

PCT

Bescheinigung

Certificate

Attestation

Die angehefteten Unterla-  
gen stimmen mit der  
ursprünglich eingereichten  
Fassung der auf dem näch-  
sten Blatt bezeichneten  
europäischen Patentanmel-  
dung überein.

The attached documents  
are exact copies of the  
European patent application  
described on the following  
page, as originally filed.

Les documents fixés à  
cette attestation sont  
conformes à la version  
initialement déposée de  
la demande de brevet  
européen spécifiée à la  
page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02076387.6

**PRIORITY  
DOCUMENT**  
SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH RULE 17.1(a) OR (b)

Der Präsident des Europäischen Patentamts;  
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets  
p.o.

R C van Dijk

DEN HAAG, DEN  
THE HAGUE,  
LA HAYE, LE

11/02/03



Europäisches  
Patentamt

European  
Patent Office

Office européen  
des brevets

**Blatt 2 der Bescheinigung**  
**Sheet 2 of the certificate**  
**Page 2 de l'attestation**

Anmeldung Nr.:  
Application no.:  
Demande n°: 02076387.6

Anmeldetag:  
Date of filing:  
Date de dépôt: 09/04/02

Anmelder:  
Applicant(s):  
Demandeur(s):  
Koninklijke Philips Electronics N.V.  
5621 BA Eindhoven  
NETHERLANDS

Bezeichnung der Erfindung:  
Title of the invention:  
Titre de l'invention:  
Plasma display apparatus

In Anspruch genommene Priorität(en) / Priority(ies) claimed / Priorité(s) revendiquée(s)

Staat:  
State:  
Pays:

Tag:  
Date:  
Date:

Aktenzeichen:  
File no.  
Numéro de dépôt:

Internationale Patentklassifikation:  
International Patent classification:  
Classification Internationale des brevets:

/

Am Anmeldetag benannte Vertragsstaaten:  
Contracting states designated at date of filing:  
Etats contractants désignés lors du dépôt:

AT/BE/CH/CY/DE/DK/ES/FI/FR/GB/GR/IE/IT/LI/LU/MC/NL/PT/SE/TR

Bemerkungen:  
Remarks:  
Remarques:

## Plasma display apparatus

The invention relates to a plasma display apparatus.

During the sustain phase of a plasma panel with a matrix of plasma cells, a  
5 driver has to supply alternating voltages between electrodes of the plasma panel to generate  
light in the plasma cells primed to do so. In principle, it is possible to drive the plasma panel  
with square wave voltages. However, a large charge or discharge current will flow when the  
voltage across the capacitance reverses polarity. These large currents are caused by the large  
plasma panel capacitance present between the electrodes and the steep slopes of the  
10 alternating square wave voltage.

As disclosed in EP-A-0548051 or EP-A-0704834, the driver comprises an  
energy recovery circuit in which an inductance forms a resonance circuit with the capacitance  
to lower the power dissipation and the amount of EMI (Electro Magnetic Interference) during  
the polarity inversion. In the resonance circuit, during the polarity reversal, the voltage across  
15 the capacitance reverses resonantly, and both the voltage across the capacitance and the  
current flowing in the capacitance show sine-wave like waveforms. However, still a  
considerable amount of EMI is generated as the time available for the resonant polarity  
reversal is quite short.

Generally speaking, the energy recovery circuit starts a resonance period by  
20 decoupling the capacitance from the power supply and coupling the capacitance to the  
inductance such that the resonance circuit is formed. The resonant circuit causes the resonant  
polarity reversal to occur. After the resonant polarity reversal, the capacitance is connected to  
the power supply source in the correct polarity to allow the plasma current of ignited plasma  
cells to be supplied via the power supply source.

25 When a pulse of sufficient amplitude is supplied to a plasma cell, the cell will  
ignite if primed (if the correct amount of charge is present in the cell) to do so. However, it  
takes some time between the instant the slope of the pulse occurs and the instant the ignition  
of the plasma follows. This delay time is called the formative time lag. This means that from  
the start of the resonance period, the plasma current will start flowing after the formative time

lag. And thus, the capacitance must be connected to the power supply source before the plasma current starts to flow. Consequently, the resonance period must be shorter than the duration of the formative time lag.

5 It is an object of the invention to provide a plasma display apparatus with an improved EMI behavior.

To this end, an aspect of the invention provides a plasma display apparatus comprising a plasma display panel with first and second electrodes associated with plasma cells, and a waveform generator coupled between the first and the second electrodes for

10 supplying across the plasma cells a sustain voltage with slopes comprising a main part and a minor part succeeding the main part, the main part having a duration longer than a formative time lag of the plasma cells, and the minor part having a smaller amplitude than the main part, wherein the plasma cells are ignited and sustained by the minor part.

The main part has less steep slopes (the slopes have a duration longer than the  
15 formative time lag) than the prior art waveform. Consequently, the EMI produced by the main part will be at a lower frequency, which is an advantage. The minor part has an amplitude which is relatively low and thus adds not considerably to the EMI, even not when its slopes are relatively steep. The plasma is ignited and sustained by the slope of the minor part (when added to the main part, the total amplitude is high enough to ignite and sustain the  
20 plasma). As the plasma is not ignited nor sustained by the main part, the main part further has a lower amplitude and a less steep slope than the waveform of the prior art and thus produces less EMI.

US-A-3,618,071 discloses a sustain waveform which is a superposition of a continuous sine-wave voltage and a pulse voltage. The pulse voltage starts or stops an  
25 ignition of the plasma cells but does not sustain the plasma cells. The sine-wave voltage sustains the plasma cells ignited by the pulse voltage. The sustaining of the plasma cells by the sine-wave voltage has the drawback that the sustaining occurs with relatively slow slopes which causes a lower and less reproducible light output of the plasma cells. An additional difference with the invention is that the amplitude of the prior art sine-wave voltage has to be  
30 selected larger than in the present invention because the sine-wave should be able to sustain the plasma cells. In the plasma display apparatus in accordance with the invention, the minor part (comparable with the pulse voltage of the prior art) has to sustain the plasma cells. Thus, the amplitude and value of the main part (comparable with the sine-wave voltage) is selected to not sustain the plasma cells.

In an embodiment claimed in claim 2, the main part is sine-wave shaped to further lower the amount of EMI produced.

5 In an embodiment claimed in claim 3, the main part comprise substantially one quarter of a sine wave period lasting 2 to 5 times the formative time lag. Usually (depending on the physical properties of the plasma panel), the formative time lag is about 0,5 microseconds. The duration of the slopes is selected between 1 to 2,5 microseconds, preferably 1,5 microseconds. Consequently, the frequency of the first harmonic drops with a factor 2 to 5 with respect to the prior art. Also the amplitude drops, for example from 170 volts to 140 volts which lowers the harmonic power with a factor  $(140/170)^2 = 0,68$ .

10 In an embodiment claimed in claim 4, the main part forms a substantially continuous sine-wave. By using a continuous sine-wave, the amount of higher harmonics is minimized.

In an embodiment claimed in claim 5, the substantially continuous sine-wave has a period time which is 2 to 20 times longer than the formative time lag. In a plasma panel  
15 with a formative time lag of about 0,5 microseconds, the sine-wave has preferably a frequency between 100 and 300 kilohertz.

In an embodiment claimed in claim 6, the waveform generator comprises a first waveform generator for generating an alternating voltage having slopes comprising the main part, a second waveform generator for generating a pulse voltage having slopes  
20 comprising the minor part, and a combining circuit for algebraically adding the alternating voltage and the pulse voltage to supply the sustain voltage. Although it is possible to use a driver which generates the combined waveform, it is advantageous to use the separate waveform generators, because this allows the use of present circuits as much as possible.

In an embodiment claimed in claim 7, the first waveform generator comprises  
25 an energy recovery circuit having switches and an inductance to form a resonance circuit with a panel capacitance of the plasma panel during the slopes of the alternating voltage, the inductance having a value to obtain a duration of the slopes longer than the formative time lag. This allows the existing energy recovery circuit to be used. The inductance value has to be increased to obtain the longer lasting slopes (or the lower frequent continuous sine-wave).

30 In an embodiment claimed in claim 8, the energy recovery circuit comprises a timing circuit for controlling the switches to couple the panel capacitance to a supply voltage before a resonance current through the inductance becomes zero. As in the resonance circuit always losses occur, at the end of the resonance period, the voltage is somewhat lower than the supply voltage. At the instant the panel capacitance is connected to the power supply, a

small jump occurs in the voltage across the panel capacitance. This jump can be enlarged by closing the switches earlier (before the resonance period ended). It is possible to select the instant at which the switches close to obtain an amplitude of the sine-wave which is not able to ignite or sustain the plasma cells, and an amplitude of the jump such that it acts as the pulse voltage and is able to ignite and sustain the plasma cells.

In an embodiment claimed in claim 9, the energy recovery circuit comprises a resistance arranged in parallel with the inductance. This resistance causes extra losses in the resonance circuit to enlarge the jump to the desired value. The resistance of this embodiment may be combined with the embodiment claimed in claim 8.

In an embodiment claimed in claim 10, the inductance is a first winding of a transformer, the second waveform generator is coupled to a second winding of the transformer, and the combining circuit comprising the transformer. By replacing the inductance by the primary winding of the transformer, the existing energy recovery circuit can be used. It is not required to adapt the drive structure of the plasma display. The pulse voltage is added to the alternating voltage generated by the energy recovery circuit via the secondary winding of the transformer.

In an embodiment as claimed in claim 11, the first waveform generator comprises a transformer with a first and a second winding. The first winding is arranged in a power supply line of the energy recovery circuit, and the second winding is coupled to the second waveform generator. The combining circuit comprises the transformer. By placing the transformer primary winding in the power supply line, the pulse voltage is added via the secondary winding of the transformer to the alternating voltage generated by the energy recovery circuit. The energy recovery circuit is adapted to generate less steep slopes. The lower amplitude of the alternating voltage is obtained by decreasing the power supply voltage.

In an embodiment as claimed in claim 12, the pulse voltage is a substantially rectangular pulse. This has the advantage that the ignition of the plasma cells is caused by the very steep edges of the pulse voltage. When the slopes are not steep enough, the ignition of the plasma cells is not reproducible, nor is the light output optimal. Due to the relatively low amplitude of the pulse voltage, the high frequencies of the steep slopes cause a relatively low contribution to the EMI.

In an embodiment as claimed in claim 13, the second waveform generator comprises an energy recovery circuit. Now, the steep edges of the pulse voltage of claim 13 become sine-wave shaped and the EMI is decreased.

The energy recovery circuit comprises an inductor with a value selected to obtain a duration of slopes of the pulse voltage being less than the formative time lag. The duration of the slopes should not be longer than the formative time lag to allow the switches of the energy recovery circuit to connect the panel capacitance to the power supply voltage before the large plasma (sustain) current starts to flow.

These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.

#### 10 Brief description of the drawings

In the drawings:

Fig. 1 shows a block diagram of a plasma display apparatus,

Fig. 2 shows an energy recovery circuit in accordance with the invention,

15 Figs. 3 show waveforms showing a sustain pulse of a plasma display apparatus with an energy recovery circuit, Fig. 3A shows a sustain pulse occurring in the prior art plasma display apparatus, Figs. 3B to 3E show a sustain pulse as generated in embodiments in accordance with the invention,

Fig. 4 shows a timing diagram elucidating the formative time lag,

Fig. 5 shows an embodiment of a driver in accordance with the invention,

20 Fig. 6 shows another embodiment of a driver in accordance with the invention,

and

Fig. 7 shows still another embodiment of a driver in accordance with the invention.

25

In different figures, the same references refer to the same elements performing the same function.

Fig. 1 shows a block diagram of a plasma display apparatus.

30 The plasma display apparatus comprises a plasma display panel 1, a data driver DD, a scan driver SD, a common electrode driver CD, a controller CO, and a waveform generator WG.

The known three electrode plasma display panel 1 comprises scan electrodes SE1 to SEn, further referred to as SEi, common electrodes CE1 to CEn, further referred to as

CEi, data electrodes DE1 to DE<sub>m</sub>, further referred to as DE<sub>j</sub>, and plasma cells PC11 to PC<sub>nm</sub>, further referred to as PC<sub>ij</sub>.

The scan electrodes SE<sub>i</sub> and the common electrodes CE<sub>i</sub> are arranged substantially parallel. Neighboring scan electrodes SE<sub>i</sub> and common electrodes CE<sub>i</sub> are associated with the same plasma cells PC<sub>ij</sub>. Usually, the plasma cells PC<sub>ij</sub> are not physically separated but are areas in a plasma channel. The plasma channel is associated with the neighboring scan and common electrodes SE<sub>i</sub> and CE<sub>i</sub>. The areas forming the plasma cells PC<sub>ij</sub> are associated with the neighboring scan and common electrodes SE<sub>i</sub> and CE<sub>i</sub> and a crossing data electrode DE<sub>j</sub>. The data electrodes DE<sub>j</sub> are arranged substantially perpendicular with respect to both the scan electrodes SE<sub>i</sub> and the common electrodes CE<sub>i</sub>.

The scan driver SD supplies scan voltages to the scan electrodes SE<sub>i</sub>. The common driver CD supplies a common voltage to the common electrodes CE<sub>i</sub>. The common driver may supply the same common voltage to all the common electrodes CE<sub>i</sub>, or to groups of the common electrodes CE<sub>i</sub>. The data driver DD receives input data ID to supply data voltages to the data electrodes DE<sub>j</sub>.

A controller CO receives synchronization signals SY belonging to the input data ID to supply a control signal CO1 to the scan driver SD, a control signal CO2 to the data driver DD, a control signal CO3 to the common electrode driver CD, and a control signal CO4 to the driver WG. The controller CO controls the timing of the pulses and the signals supplied by these drivers.

The plasma display apparatus operates in a known manner.

During an addressing period of the plasma display panel 1, the plasma channels usually are ignited one by one. An ignited plasma channel has a low impedance. The data voltages on the data electrodes DE<sub>j</sub> determine an amount of charge in each of the plasma cells PC<sub>ij</sub> (the pixels) associated with the data electrodes DE<sub>j</sub> and the low impedance plasma channel. A pixel PC<sub>ij</sub> preconditioned by this charge to produce light during the sustain period succeeding the addressing period will lit during this sustain period. A plasma channel which has a low impedance is further referred to as a selected line (of pixels). During the addressing phase, the data signals to be stored in the pixels PC<sub>ij</sub> of a selected line are supplied line by line by the data driver DD.

During the sustaining phase, the scan driver SD and the common electrode driver CD supply select pulses and common pulses, respectively, to all the lines comprising the data stored during the preceding addressing period. The pixels pre-charged to lit will produce light each time the associate plasma cells PC<sub>ij</sub> are ignited. A plasma cell PC<sub>ij</sub> will be



ignited when it is pre-charged to do so and the sustain voltage supplied across the plasma cell PCij by the associated scan electrode SEi and common electrode CEi changes a sufficient amount. The number of ignitions determine the total amount of light produced by a pixel PCij.

5 In a practical implementation, the sustain voltage comprises pulses of alternating polarity. The voltage difference between the positive and the negative pulses is selected to ignite the plasma cells PCij pre-charged to produce light, and to not ignite the plasma cells PCij pre-charged to not produce light.

10 The invention is directed to the waveform generator WG which provides a scan voltage VS and a common voltage VC such that a sustain voltage VCP across the plasma cells PCij occurs which has slopes with a main part and a succeeding minor part. The main part has a lower amplitude (should not be able to sustain the plasma) and less steep slopes (longer than the formative time lag) with respect to the waveforms generated by the known energy recovery circuits. The minor part has a relatively low amplitude, it suffices  
15 that the minor part which succeeds the main part enlarges the amplitude of the total waveform such that the plasma is ignited in response to the minor part. The minor part may show steep slopes to obtain an optimal ignition of the plasma. The amount of EMI produced by the minor part will be relatively low due to its relatively low amplitude.

20 It is possible to define the resulting sustain voltage VCP as a superposition of an alternating voltage VA and a pulse voltage VP (examples are indicated in Figs. 3D and 3E). The slopes of the alternating voltage VA are the main parts MA, and the slopes of the pulse voltage VP are the minor parts MI. The amplitude of the alternating voltage VA is selected to not ignite nor sustain the plasma, and its slopes have a duration longer than the formative time lag FTL. Preferably, the amplitude of the alternating voltage VA is as large as  
25 possible to obtain an amplitude of the pulse voltage VP which is as low as possible to minimize the EMI caused by the relatively steep slopes of the pulse voltage VP.

The voltage VCP across the plasma cells PCij need not actually be generated as two separate waveforms which are algebraically added. The voltage VCP may be generated as a single waveform having several portions or parts.

30 During the sustain phase, the voltage across all the plasma cells PCij has to change polarity. All the plasma cells PCij arranged in parallel form the large panel capacitance CP. As discussed earlier with respect to the prior art, the polarity reversal has to take place within the formative time lag of the plasma cells PCij. By way of an example, in a practical situation wherein 120 rows of a 42" panel are connected in parallel, the panel

capacitance is 15 nF, and the sustain voltage has to change from -170V to +170V in about 0,5 microseconds causing a current of about 45 Amperes. This large current will cause a large amount of EMI, especially if the sustain voltage has steep slopes, such as the 0,5 microseconds which are required because the panel capacitance has to be connected to the power supply before the sustain current starts to flow. The start of the flow of the sustain current with respect to the start of the sustain slope is the formative time lag FTL.

Fig. 2 shows an energy recovery circuit.

~~The energy recovery circuit ERC comprises a terminal T1 to supply the scan~~  
10 voltage VS to the scan driver SD, and a terminal T2 to supply the common voltage VC to the common driver CD. The terminal T1 is connected to a negative pole of a power supply source which supplies a power supply voltage VB via an electronic switch S2, and to a positive pole of the power supply source via an electronic switch S1. The terminal T2 is connected to the negative pole of the power supply source via an electronic switch S4, and to  
15 the positive pole of the power supply source via an electronic switch S3.

The terminal T1 is connected to the terminal T2 via a series arrangement of a coil L, a diode D2, and an electronic switch SD2. The diode D2 is poled to conduct a current I flowing in the direction of the indicated arrow. A series arrangement of a diode D1 and an electronic switch SD1 is arranged in parallel with the series arrangement of the diode D2 and  
20 the switch SD2. The diode D1 is oppositely poled with respect to the diode D2. A timing circuit TC supplies control signals TS1 to TS6 to the switches S1 to S4, and the switches SD2 and SD1, respectively. A resistor R is arranged in parallel with the coil L.

The electronic switches may be any controllable electronic switch such as a bipolar or MOSFET transistor.

25 The operation of the energy recovery circuit is elucidated with respect to Figs.  
3.

Figs. 3 show waveforms of a sustain pulse of a plasma display apparatus with an energy recovery circuit.

30 Fig. 3A shows a sustain pulse  $V_{CP} = V_S - V_C$  occurring in the prior art plasma display apparatus. In the prior art plasma display panel, the resistor R shown in Fig. 2 is not present.

A rising edge of the sustain pulse VCP starts at the instant  $t_s$  and ends at the instant  $t_1$ . A sustain cycle is described starting from the phase P1 (starting at the instant  $t_0$

and ending at the instant  $t_1$ ) wherein the switches S1 and S4 are closed and the panel capacitance CP is charged to the power supply voltage VB (which for example is 170V).

At the instant  $t_1$ , the switches S1 and S4 are opened and the switch SD2 is closed. The coil L and the panel capacitance CP form a resonance circuit, a sine-wave current I starts to flow. During this resonance period P2, a cosine shaped voltage VCP will be present across the panel capacitance CP. At the instant  $t_2$ , the current I through the panel capacitance CP changes polarity, and the resonance circuit stops resonating because the diode D2 blocks the current I. Now, the switches S2 and S3 should be closed to connect the power supply voltage VB in the negative polarity across the panel capacitance CP. The switch SD2 can be opened.

During the period P3 when the switches S2 and S3 are closed, the large sustain current flowing when the plasma ignites is supplied by the power supply source and an inevitable energy loss in the resonance circuit is compensated (the small step in the voltage VCP at the instant  $t_2$ ). At the instant  $t_3$ , the switches S2 and S3 are opened and the switch SD1 is closed. Now, during the period P4, the voltage across the panel capacitance CP resonantly changes its polarity again.

This prior art uses a half-period resonance phenomenon to change the polarity of the voltage over the panel capacitance CP. By recovering the energy stored in the panel capacitance CP, smooth slopes (during the periods P2 and P4) are supplied to the plasma panel 1 and the amount of EMI produced is decreased with respect to systems not using an energy recovery circuit. The plasma (associated with cells which are primed to produce light) will be ignited by the resonance slopes during the periods of time P2 and P4.

Fig. 3B shows a sustain pulse generated in an embodiment in accordance with the invention. The differences between this sustain pulse VCP and the prior art sustain pulse shown in Fig. 3A are:

(i) the amplitude of the sine-wave portions is smaller (for example 280V instead of 340V) such that these sine-wave portions are not able to ignite nor to sustain the plasma cells PCij.

(ii) the slope of the sine-wave portions is less steep, this is possible because the sine-wave portions are not relevant for the ignition nor to sustaining of the plasma cells PCij, and thus is the formative time lag FTL not a limiting factor.

(iii) the step in the sustain pulse at the instant  $t_0$  is selected such (for example, 60V) that the plasma will be ignited by this step superposed on the sine-wave portion. The steepness of the slope of this step is relevant as the formative time lag FTL is important now.

In Fig. 3B, the slope of this step is generated by a further energy recovery circuit and thus is cosine shaped and has a duration of 0,5 microsecond to be shorter than the formative time lag FTL. It is allowed to have a steeper slope of the step, but the gain in EMI becomes smaller than. Although, the gain in EMI will still be large due to the small amplitude of the step voltage.

The sine-wave portions are an example of the main part MA or the alternating voltage VA. The step is an example of the minor part MI or the pulse voltage VP. The main parts are indicated by MA for rising slopes and MA' for the falling slopes. The minor parts are indicated by MI for rising slopes and MI' for the falling slopes.

The waveform shown in Fig. 3B may be considered to be the superposition of on the one hand a sine-wave shaped voltage VA with a rising slope MA and a falling slope MA' which are connected by a flat part and on the other hand a pulse shaped voltage VP with a rising slope MI and a falling slope MI' which are connected by a flat part. Preferably, the rising and falling slopes in both the voltage VA and VP are centered to have equal maximum and minimum values.

This waveform may be generated by the embodiments in accordance with the invention shown in Fig. 6 and Fig. 7. The resistor shown in Fig. 2 is not present.

Fig. 3C shows a sustain pulse generated in an embodiment in accordance with the invention. The differences between this sustain pulse VCP and the sustain pulse shown in Fig. 3B is that the sine-wave portions are selected as long as possible such that the lowest possible frequency of the sine-wave is obtained. Also this waveform may be considered to be a superposition of an alternating voltage VA which is a continuous sine-wave voltage and a pulse voltage VP which has an edge (or steep slope) at the instant t1 and an oppositely poled edge at the instant t3.

The sustain pulses VCP shown in Figs. 3B and 3C can be generated in many ways. For example, the composite waveform is generated by the waveform generator WG which comprises a small signal waveform generator and a class A or D output stage. Preferably, these sustain pulses are generated by the energy recovery circuit of Fig. 2. This has the advantage that the driving of the plasma panel 1 is adapted minimally with respect to the prior art. The differences with respect to the prior art energy recovery circuit are that the inductance of the coil is increased (for example, 4 to 25 times) to obtain the longer lasting sine-wave (cosine shaped) portions. The resistor R is added to obtain losses which cause the sine-wave portions to have smaller amplitudes, such that the plasma will not be ignited and will not be sustained if already ignited. The pulse voltage (the step, which for example jumps

from 110V to 170V) has the correct value automatically as it is determined by the (not adapted) value of the power supply voltage VB and the value of the resistor. The plasma is ignited by the steps in the pulse voltage VP.

5 It is also possible to obtain the step in the sustain voltage VCP by closing the switches S1 and S4 before the resonance period P2, P4 has ended. The current I is still flowing in the resonance circuit and the cosine-shaped waveform is not yet at its maximum value. The resistor R may not be required in this situation, obviating the extra losses introduced by the resistor R.

10 It is also possible to replace the resistor R by a transformer as shown in Fig. 6. The required losses are introduced by a load on the secondary winding of the transformer. Preferably, the secondary winding of the transformer supplies a power supply voltage for a circuit of the display apparatus. Instead of dissipating the energy in the resistor, it is usefully used.

15 Fig. 3D shows a sustain pulse VCP generated in an embodiment in accordance with the invention. This sustain pulse VCP is a pulse signal VP which is superposed on a continuous sine-wave waveform CWS, VA. The rising slope of the sustain voltage VCP starts at the instant  $t_s$  with the pulse VP added to the sine-wave CWS, VA. After the period of time MIL, the pulse ends and the main part MA starts. At the end of the main part MA, the pulse VP occurs. This pulse VP last the period of time MI until the instant  $t_1$  during the rising  
20 slope. The plasma is ignited by the pulse VP when it rises at the start of the period of time MI, and when it drops the period of time MI' before the instant  $t_3$ .

Fig. 3E shows a sustain pulse VCP generated in an embodiment in accordance with the invention. This sustain pulse VCP is a pulse signal superposed between a waveform of cosine portions. The dotted lines during the periods the pulse signal VP is present (around  
25 the instants  $t_1$  and  $t_3$ ) show the sine-wave shaped alternating voltage VA. As with the slopes shown in Fig. 3D, the slopes comprise successively a pulse part (MIL), a sine-wave shaped part (MA), and again a pulse part (MI').

Also, the waveforms shown in Fig. 3D and 3E can be generated in many ways. Preferably these waveforms are generated by the circuits shown in and described with respect  
30 to Figs. 5 to 7.

Fig. 4 shows a time diagram elucidating the formative time lag. The sustain voltage VCP is shown as a pulse with a rising slope at the instant  $t_8$  and a falling slope at the instant  $t_{11}$ . For simplicity, the actual shape of the slope is not shown. The plasma current I

flowing through the plasma panel 1 when the plasma is ignited starts at the instant  $t_9$  which is the formative time lag FTL later than the instant  $t_8$  at which the slope of the sustain voltage VCP across the plasma panel 1 occurs. The plasma current  $I$  flows until the instant  $t_{10}$ . For the sake of simplicity, the plasma current is shown as a rectangular pulse, its actual shape  
5 may differ.

Fig. 5 shows an embodiment of a waveform generator in accordance with the invention. The waveform generator WG comprises a waveform generator WG1 which generates the alternating voltage VA and a waveform generator WG2 which generates the  
10 pulse voltage VP. The alternating voltage VA comprises the cosine shaped portions or the continuous sine-wave. The pulse voltage VP may comprise rectangular pulses causing the jumps in the sustain voltage VCP.

A combiner CC combines the alternating voltage VA and the pulse voltage VP to obtain the sustain voltage VCP. The combiner CC superposes its input voltages such that  
15 these voltages are algebraically added.

Fig. 6 shows another embodiment of a driver in accordance with the invention. In this embodiment, the coil L present in Fig. 2 is replaced by a transformer T with a primary winding L1 and a secondary winding L2. The winding L1 is inserted in Fig. 2 on the position  
20 of the deleted coil L. The winding L2 is connected to the waveform generator WG2 to receive the pulse voltage VP which is superposed by the transformer T on the cosine shaped portions of the voltage generated by the energy recovery circuit ECR which is the waveform generator WG1.

Fig. 7 shows still another embodiment of a driver in accordance with the invention. In this embodiment, a winding L1 of a transformer T is arranged in series with the power supply voltage source. The winding L2 is connected to the waveform generator WG2 to receive the pulse voltage VP which is superposed by the transformer T on the voltage  
25 generated by the energy recovery circuit ECR which is the waveform generator WG1.

30 It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. For example, the

invention is applicable to other plasma display panels than the three electrode panel discussed, such as a two electrode plasma display panel.

Where the sustain voltage VCP across the panel capacitance CP is shown, this voltage may be supplied either on the scan or common electrode SEi, SCi only. Preferably, a  
5 part of this voltage is supplied on the scan electrodes SEi and the other part on the common electrode CEi. For example, the sine-wave portions may be supplied on the common electrode CEi and the pulse signal on the scan electrodes SCi, or the other way around. Preferably, in systems wherein a single common driver CD drives all the common electrodes in parallel (or when a few drivers drive large blocks of interconnected common electrodes)  
10 the sine-wave portions are supplied to the common electrode. This decreases the current to charge the large panel capacitor considerably.

It is also possible to supply the same pulses but 180 degrees out on phase to the scan and the common electrodes SEi, SCi. For example, the scan voltage is 170V while the common voltage is 0V, and the falling slope of the scan voltage VS to 0V coincident  
15 with the rising slope of the common voltage VC.

In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps other than those listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention can be  
20 implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

## CLAIMS:

EPO - DG 1  
- 9. 04. 2002  
(54)

1. A plasma display apparatus comprising:  
a plasma display panel with first and second electrodes associated with plasma cells, and  
a waveform generator coupled between the first and the second electrodes for supplying across the plasma cells a voltage with slopes comprising a main part and a minor part succeeding the main part,  
the main part having a duration longer than a formative time lag of the plasma cells, and  
the minor part having a smaller amplitude than the main part, wherein the plasma cells are ignited and sustained by the minor part.
2. A plasma display apparatus as claimed in claim 1, characterized in that the waveform generator is adapted for generating the main part being sine-wave shaped.
3. A plasma display apparatus as claimed in claim 2, characterized in that the waveform generator is adapted for generating the main part comprising substantially one quarter of a sine-wave period lasting 2 to 5 times the formative time lag.
4. A plasma display apparatus as claimed in claim 1, characterized in that the waveform generator is adapted for generating the main part to form a substantially continuous sine-wave.
5. A plasma display apparatus as claimed in claim 4, characterized in that the substantially continuous sine-wave has a period time which is 2 to 20 times longer than the formative time lag.
6. A plasma display apparatus as claimed in claim 1, characterized in that the waveform generator comprises:



a first waveform generator for generating an alternating voltage having slopes comprising the main part,

a second waveform generator for generating a pulse voltage having slopes comprising the minor part, and

5 a combining circuit for algebraically adding the alternating voltage and the pulse voltage to supply the sustain voltage.

7. A plasma display apparatus as claimed in claim 6, characterized in that the first waveform generator comprises an energy recovery circuit having switches and an

10 inductance to form a resonance circuit with a panel capacitance of the plasma panel during the slopes of the alternating voltage, the inductance having a value to obtain a duration of the slopes longer than the formative time lag.

8. A plasma display apparatus as claimed in claim 7, characterized in that the  
15 energy recovery circuit comprises a timing circuit for controlling the switches to couple the panel capacitance to a supply voltage before a resonance current through the inductance becomes zero.

9. A plasma display apparatus as claimed in claim 7, characterized in that the  
20 energy recovery circuit comprises a load arranged in parallel with the inductance.

10. A plasma display apparatus as claimed in claim 7, characterized in that the inductance is a first winding of a transformer, the second waveform generator being coupled to a second winding of the transformer, and the combining circuit comprising the  
25 transformer.

11. A plasma display apparatus as claimed in claim 7, characterized in that the first waveform generator comprises a transformer with a first and a second winding, the first winding being arranged in a power supply line of the energy recovery circuit, the second  
30 winding being coupled to the second waveform generator, wherein the combining circuit comprises the transformer.

12. A plasma display apparatus as claimed in claim 6, characterized in that the second waveform generator is adapted for generating a pulse voltage being a substantially rectangular pulse.

- 5 13. A plasma display apparatus as claimed in claim 12, characterized in that the second waveform generator comprises an energy recovery circuit with an inductor with a value selected to obtain a duration of edges of the pulse voltage being less than the formative time lag.

## ABSTRACT:

A plasma display apparatus comprises a waveform generator (WG) coupled between first and the second electrodes (SE1, CE1) to supply across plasma cells (PCij) a sustain voltage (VCP) with slopes comprising a main part (MA) and a minor part (MI) succeeding the main part (MA). The main part has a duration longer than a formative time lag (FTL) of the plasma cells (PCij), and the minor part has a smaller amplitude than the main part (MA). The plasma cells (PCij) are ignited and sustained by the minor part (MI). The main part (MA) has less steep slopes than the prior art waveform. Consequently, the EMI produced by the main part (MA) will be at a lower frequency. The minor part (MI) has an amplitude which is relatively low and thus adds not considerably to the EMI, even not when its slopes are relatively steep. As the plasma is not ignited nor sustained by the main part (MA), the main part (MA) further has a lower amplitude than the slope of the prior art and thus produces less EMI.

Fig. 3

EPO - DG 1  
- 9. 04. 2002

(54)



2/5




FIG. 2







FIG. 5

3/5









FIG. 3E

5/5





**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS

☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

☐ FADED TEXT OR DRAWING

☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING

☐ SKEWED/SLANTED IMAGES

☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS

☐ GRAY SCALE DOCUMENTS

☒ LINES OR MARKS ON ORIGINAL DOCUMENT

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**